activity
20172025
most citedOptimizing Scrubbing by Netlist Analysis for FPGA Configuration Bit Classification and Floorplanning

3 citations · 3 across the 2 of their papers we have counts for

collaborators
Showing cs.CRShow all

1 paper · 1 filter

cs.CR2025

Backing the Wrong Horse: How Bit-Level Netlist Augmentation can Counter Power Side Channel Attacks

Ali Asghar, Andreas Becher, Daniel Ziener

The dependence of power-consumption on the processed data is a known vulnerability of CMOS circuits, resulting in side channels which can be exploited by power-based side channel a…