Hardware and software status of QCDOC
arXiv:hep-lat/0309096 · doi:10.1016/S0920-5632(03)02729-4
Abstract
QCDOC is a massively parallel supercomputer whose processing nodes are based on an application-specific integrated circuit (ASIC). This ASIC was custom-designed so that crucial lattice QCD kernels achieve an overall sustained performance of 50% on machines with several 10,000 nodes. This strong scalability, together with low power consumption and a price/performance ratio of $1 per sustained MFlops, enable QCDOC to attack the most demanding lattice QCD problems. The first ASICs became available in June of 2003, and the testing performed so far has shown all systems functioning according to specification. We review the hardware and software status of QCDOC and present performance figures obtained in real hardware as well as in simulation.
Lattice2003(machine), 6 pages, 5 figures
Cited by in corpus (7)
- Thermodynamics of the QCD plasma and the large-N limit
- Lattice Results for Low Moments of Light Meson Distribution Amplitudes
- The pion's electromagnetic form factor at small momentum transfer in full lattice QCD
- Hadronic form factors in Lattice QCD at small and vanishing momentum transfer
- A Lattice Computation of the First Moment of the Kaon's Distribution Amplitude
- Investigating the Dirac operator evaluation with FPGAs
- Quantum Operator Design for Lattice Baryon Spectroscopy