Charge-based silicon quantum computer architectures using controlled single-ion implantation
arXiv:cond-mat/0306265
Abstract
We report a nanofabrication, control and measurement scheme for charge-based silicon quantum computing which utilises a new technique of controlled single ion implantation. Each qubit consists of two phosphorus dopant atoms ~50 nm apart, one of which is singly ionized. The lowest two energy states of the remaining electron form the logical states. Surface electrodes control the qubit using voltage pulses and dual single electron transistors operating near the quantum limit provide fast readout with spurious signal rejection. A low energy (keV) ion beam is used to implant the phosphorus atoms in high-purity Si. Single atom control during the implantation is achieved by monitoring on-chip detector electrodes, integrated within the device structure, while positional accuracy is provided by a nanomachined resist mask. We describe a construction process for implanted single atom and atom cluster devices with all components registered to better than 20 nm, together with electrical characterisation of the readout circuitry. We also discuss universal one- and two-qubit gate operations for this architecture, providing a possible path towards quantum computing in silicon.
9 pages, 5 figures
References in corpus (13)
- Manipulating the Quantum State of an Electrical Circuit
- Conditional Quantum Dynamics and Logic Gates
- Electron Spin Resonance Transistors for Quantum Computing in Silicon-Germanium Heterostructures
- Quantum oscillations in two coupled charge qubits
- Atomically precise placement of single dopants in Si
- Decoherence and 1/f noise in Josephson qubits
- Charge-based quantum computing using single donors in semiconductors
- Towards the fabrication of phosphorus qubits for a silicon quantum computer
- Resonant Cooper Pair Tunneling: Quantum Noise and Measurement Characteristics
- Measuring the decoherence rate in a semiconductor charge qubit
- Correlated charge detection for read-out of a solid state quantum computer
- Error Rate of the Kane Quantum Computer CNOT Gate in the Presence of Dephasing
- Self-aligned fabrication process for silicon quantum computer devices