Zero-Noise Extrapolation via Cyclic Permutations of Quantum Circuit Layouts

Abstract

Increasing the utility of currently available Noisy Intermediate-Scale Quantum (NISQ) devices requires developing efficient methods to mitigate hardware errors. In this work we propose a novel Cyclic Layout Permutations-based Zero-Noise Extrapolation (CLP-ZNE) protocol for such a task. The method leverages the inherent non-uniformity of gate errors in NISQ hardware to extrapolate the expectation value, averaged over cyclic circuit layout permutations, to the level of zero noise. In contrast to the previous layout permutation based approaches, for an $n$-qubit circuit CLP-ZNE requires execution of only $O(n)$ and at most $O(n^2)$ different circuit layouts for circuits of one-dimensional and arbitrary connectivity, respectively. When benchmarked against noise channels modeling the IBM Torino quantum computer, the method reduces a typical error in expectation values of $n=12$ qubit circuits by an order of magnitude, outperforming standard unitary folding ZNE. By demonstrating the ability to mitigate noise of real hardware specifications, including both depolarizing and $T_1/T_2$ relaxation processes, these results give evidence for the applicability of CLP-ZNE to present-day NISQ processors.

Published version

References in corpus (43)

• Quantum Computing in the NISQ era and beyond
• Variational Quantum Algorithms
• Hardware-efficient Variational Quantum Eigensolver for Small Molecules and Quantum Magnets
• The theory of variational hybrid quantum-classical algorithms
• Error mitigation for short-depth quantum circuits
• Trapped-Ion Quantum Computing: Progress and Challenges
• The Variational Quantum Eigensolver: a review of methods and best practices
• Randomized Benchmarking of Quantum Gates
• Extending the computational reach of a noisy superconducting quantum processor
• Efficient variational quantum simulator incorporating active error minimisation
• Quantum Error Mitigation
• Practical Quantum Error Mitigation for Near-Future Applications
• Hybrid quantum-classical algorithms and quantum error mitigation
• Cloud Quantum Computing of an Atomic Nucleus
• A compact ion-trap quantum computing demonstrator
• Two-qubit silicon quantum processor with operation fidelity exceeding 99%
• Probabilistic error cancellation with sparse Pauli-Lindblad models on noisy quantum processors
• Error-mitigated digital quantum simulation
• Low-cost error mitigation by symmetry verification
• Synthesis of Quantum Circuits for Linear Nearest Neighbor Architectures
• Resource Efficient Zero Noise Extrapolation with Identity Insertions
• Exponential Error Suppression for Near-Term Quantum Devices
• IBM Quantum Computers: Evolution, Performance, and Future Directions
• Efficient error models for fault-tolerant architectures and the Pauli twirling approximation
• Scaling of the quantum approximate optimization algorithm on superconducting qubit based hardware
• Expressibility of the alternating layered ansatz for quantum computation
• Digital-Analog Quantum Computation
• Universal Variational Quantum Computation
• On the practical usefulness of the Hardware Efficient Ansatz
• The Sherrington-Kirkpatrick model: an overview
• Suppressing quantum circuit errors due to system variability
• Can Error Mitigation Improve Trainability of Noisy Variational Quantum Algorithms?
• Computationally Efficient Zero Noise Extrapolation for Quantum Gate Error Mitigation
• Non-trivial symmetries in quantum landscapes and their resilience to quantum noise
• Scaling Trapped Ion Quantum Computers Using Fast Gates and Microtraps
• Protecting Expressive Circuits with a Quantum Error Detection Code
• Dynamical simulations of many-body quantum chaos on a quantum computer
• Convex approximations of quantum channels
• Towards the speed limit of high fidelity 2-qubit gates
• Robustness of Variational Quantum Algorithms against stochastic parameter perturbation
• Two-dimensional Si spin qubit arrays with multilevel interconnects
• Hands-on Introduction to Randomized Benchmarking
• Mitigating Quantum Gate Errors for Variational Eigensolvers Using Hardware-Inspired Zero-Noise Extrapolation