Quantum SWAP gate realized with CZ and iSWAP gates in a superconducting architecture
arXiv:2412.15022 · doi:10.1088/1367-2630/adeba7
Abstract
It is advantageous for any quantum processor to support different classes of two-qubit quantum logic gates when compiling quantum circuits, a property that is typically not seen with existing platforms. In particular, access to a gate set that includes support for the CZ-type, the iSWAP-type, and the SWAP-type families of gates, renders conversions between these gate families unnecessary during compilation as any two-qubit Clifford gate can be executed using at most one two-qubit gate from this set, plus additional single-qubit gates. We experimentally demonstrate that a SWAP gate can be decomposed into one iSWAP gate followed by one CZ gate, affirming a more efficient compilation strategy over the conventional approach that relies on three iSWAP or three CZ gates to replace a SWAP gate. Our implementation makes use of a superconducting quantum processor design based on fixed-frequency transmon qubits coupled together by a parametrically modulated tunable transmon coupler, extending this platform's native gate set so that any two-qubit Clifford unitary matrix can be realized using no more than two two-qubit gates and single-qubit gates.
29 pages, 13 figures
References in corpus (18)
- Charge insensitive qubit design derived from the Cooper pair box
- Simple pulses for elimination of leakage in weakly nonlinear qubits
- The Bitter Truth About Quantum Algorithms in the NISQ Era
- Tunable coupling scheme for flux qubits at the optimal point
- Quantum process tomography of unitary and near-unitary maps
- Analysis of parametrically driven exchange-type (iSWAP) and two-photon (bSWAP) interactions between superconducting qubits
- Transmon qubit readout fidelity at the threshold for quantum error correction without a quantum-limited amplifier
- Benchmarking the noise sensitivity of different parametric two-qubit gates in a single superconducting quantum computing platform
- Relaxing Hardware Requirements for Surface Code Circuits using Time-dynamics
- Extensive characterization of a family of efficient three-qubit gates at the coherence limit
- Signal crosstalk in a flip-chip quantum processor
- Native two-qubit gates in fixed-coupling, fixed-frequency transmons beyond cross-resonance interaction
- Impact of decoherence on the fidelity of quantum gates leaving the computational subspace
- Fast parametric two-qubit gate for highly detuned fixed-frequency superconducting qubits using a double-transmon coupler
- Quantum Circuits for Stabilizer Error Correcting Codes: A Tutorial
- Quantum Circuit Synthesis and Compilation Optimization: Overview and Prospects
- Assessing quantum dot SWAP gate fidelity using tensor network methods
- A SWAP Gate for Spin Qubits in Silicon
Cited by in corpus (7)
- Fragmentation, Zero Modes, and Collective Bound States in Constrained Models
- Scalable quantum simulator with an extended gate set in giant atoms
- Optimizing the frequency positioning of tunable couplers in a circuit QED processor to mitigate spectator effects on quantum operations
- Overhead in Quantum Circuits with Time-Multiplexed Qubit Control
- Concurrent Fermionic Simulation Gate
- Routing-based technique for defect mitigation in quantum error correction
- Review of Superconducting Qubit Devices and Their Large-Scale Integration