Multi-junction surface ion trap for quantum computing

Abstract

Surface ion traps with two-dimensional layouts of trapping regions are natural architectures for storing large numbers of ions and supporting the connectivity needed to implement quantum algorithms. Many of the components and operations needed to fully exploit this architecture have already been demonstrated, including operation at cryogenic temperatures with low heating, low excitation transport, and ion control and detection with integrated photonics. Here we demonstrate a trap that addresses the scaling challenge of increasing power dissipation as the RF electrode increases in size. By raising the RF electrode and removing most of the insulating dielectric layer below it we reduce both ohmic and dielectric power dissipation. We also measure heating rates across a range of motional frequencies and for different voltage sources in a trap with a raised RF electrode but solid dielectric.

7 pages, 4 figures

References in corpus (12)

• A microfabricated surface-electrode ion trap for scalable quantum information processing
• Ion-trap measurements of electric-field noise near surfaces
• A Race Track Trapped-Ion Quantum Processor
• Scaling and Suppression of Anomalous Quantum Decoherence in Ion Traps
• Complete methods set for scalable ion trap quantum information processing
• A high-fidelity quantum matter-link between ion-trap microchip modules
• Transport of multispecies ion crystals through a junction in an RF Paul trap
• Multilayer ion trap technology for scalable quantum computing and quantum simulation
• Characterization of Fast Ion Transport via Position-Dependent Optical Deshelving
• Surface-Electrode Architecture for Ion-Trap Quantum Information Processing
• Test and characterization of multilayer ion traps on fused silica
• Demonstration of a scalable, multiplexed ion trap for quantum information processing