Bilayer Ion Trap Design for 2D Arrays
arXiv:2310.07195 · doi:10.1088/2058-9565/ad3f43
Abstract
Junctions are fundamental elements that support qubit locomotion in two-dimensional ion trap arrays and enhance connectivity in emerging trapped-ion quantum computers. In surface ion traps they have typically been implemented by shaping radio frequency (RF) electrodes in a single plane to minimize the disturbance to the pseudopotential. However, this method introduces issues related to RF lead routing that can increase power dissipation and the likelihood of voltage breakdown. Here, we propose and simulate a novel two-layer junction design incorporating two perpendicularly rotoreflected (rotated, then reflected) linear ion traps. The traps are vertically separated, and create a trapping potential between their respective planes. The orthogonal orientation of the RF electrodes of each trap relative to the other provides perpendicular axes of confinement that can be used to realize transport in two dimensions. While this design introduces manufacturing and operating challenges, as now two separate structures have to be precisely positioned relative to each other in the vertical direction and optical access from the top is obscured, it obviates the need to route RF leads below the top surface of the trap and eliminates the pseudopotential bumps that occur in typical junctions. In this paper the stability of idealized ion transfer in the new configuration is demonstrated, both by solving the Mathieu equation analytically to identify the stable regions and by numerically modeling ion dynamics. Our novel junction layout has the potential to enhance the flexibility of microfabricated ion trap control to enable large-scale trapped-ion quantum computing.
11 pages
References in corpus (18)
- Quantum computing with trapped ions
- Demonstration of the trapped-ion quantum-CCD computer architecture
- Benchmarking an 11-qubit quantum computer
- A microfabricated surface-electrode ion trap for scalable quantum information processing
- A compact ion-trap quantum computing demonstrator
- Ion Trap in a Semiconductor Chip
- Scalable ion traps for quantum information processing
- Relaxation Runge-Kutta Methods: Fully-Discrete Explicit Entropy-Stable Schemes for the Compressible Euler and Navier-Stokes Equations
- Design, Fabrication, and Experimental Demonstration of Junction Surface Ion Traps
- Engineering of Microfabricated Ion Traps and Integration of Advanced On-Chip Features
- Quantum Error Correction with Metastable States of Trapped Ions Using Erasure Conversion
- A high-fidelity quantum matter-link between ion-trap microchip modules
- Heating and ion transport in a Y-junction surface-electrode trap
- Heating rate and electrode charging measurements in a scalable, microfabricated, surface-electrode ion trap
- Impact of qubit connectivity on quantum algorithm performance
- Transport of multispecies ion crystals through a junction in an RF Paul trap
- Phoenix and Peregrine Ion Traps
- Comparison of ancilla preparation and measurement procedures for the Steane [[7,1,3]] code on a model ion trap quantum computer