Horizontal Attacks against ECC: from Simulations to ASIC
arXiv:2201.02868 · doi:10.1007/978-3-030-42051-2_5
Abstract
In this paper we analyse the impact of different compile options on the success rate of side-channel analysis attacks. We run horizontal differential side-channel attacks against simulated power traces for the same design synthesized using two different compile options after synthesis and after layout. As we are interested in the effect on the produced ASIC we also run the same attack against measured power traces after manufacturing the ASIC. We found that the compile_ultra option reduces the success rate significantly from 5 key candidates with a correctness of between 75 and 90 per cent down to 3 key candidates with a maximum success rate of 72 per cent compared to the simple compile option. Also the success rate after layout shows a very high correlation with the one obtained attacking the measured power and electromagnetic traces, i.e. the simulations are a good indicator of the resistance of the ASIC.
arXiv commentAuthor's version accepted for IOSEC 2019; the final publication is available at Springer via https://doi.org/10.1007/978-3-030-42051-2_5. arXiv admin note: text overlap with arXiv:2201.02866
References in corpus (1)
Cited by in corpus (4)
- Breaking a fully Balanced ASIC Coprocessor Implementing Complete Addition Formulas on Weierstrass Elliptic Curves
- On the Influence of the FPGA Compiler Optimization Options on the Success of the Horizontal Attack
- Distributed Artificial Intelligence as a Means to Achieve Self-X-Functions for Increasing Resilience: the First Steps
- On the Complexity of Attacking Elliptic Curve Based Authentication Chips