Spin Wave Normalization Towards all Magnonic Circuits

Abstract

The key enabling factor for Spin Wave (SW) technology utilization for building ultra low power circuits is the ability to energy efficiently cascade SW basic computation blocks. SW Majority gates, which constitute a universal gate set for this paradigm, operating on phase encoded data are not input output coherent in terms of SW amplitude, and as such, their cascading requires information representation conversion from SW to voltage and back, which is by no means energy effective. In this paper, a novel conversion free SW gate cascading scheme is proposed that achieves SW amplitude normalization by means of a directional coupler. After introducing the normalization concept, we utilize it in the implementation of three simple circuits and, to demonstrate its bigger scale potential, of a 2-bit inputs SW multiplier. The proposed structures are validated by means of the Object Oriented Micromagnetic Framework (OOMMF) and GPU-accelerated Micromagnetics (MuMax3). Furthermore, we assess the normalization induced energy overhead and demonstrate that the proposed approach consumes 20% to 33% less energy when compared with the transducers based conventional counterpart. Finally, we introduce a normalization based SW 2-bit inputs multiplier design and compare it with functionally equivalent SW transducer based and 16nm CMOS designs. Our evaluation indicate that the proposed approach provided 26% and 6.25x energy reductions when compared with the conventional approach and 16nm CMOS counterpart, respectively, which demonstrates that our proposal is energy effective and opens the road towards the full utilization of the SW paradigm potential and the development of SW only circuits.

This project has received funding from the European Union's Horizon 2020 research and innovation program under grant agreement No. 801055 "Spin Wave Computing for Ultimately-Scaled Hybrid Low-Power Electronics" CHIRON

References in corpus (10)

• Realization of XNOR and NAND spin-wave logic gates
• Design of a spin-wave majority gate employing mode selection
• Spin-wave logic devices based on isotropic forward volume magneto-static waves
• Feasibility Study of Logic Circuits with Spin Wave Bus
• Fan-out enabled spin wave majority gate
• Non-volatile spin wave majority gate at the nanoscale
• SPINBIS: Spintronics based Bayesian Inference System with Stochastic Computing
• First experimental demonstration of a scalable linear majority gate based on spin waves
• n-bit Data Parallel Spin Wave Logic Gate
• 2-output spin wave programmable logic gate

Cited by in corpus (6)

• Roadmap on Spin-Wave Computing
• An Introduction to Spin Wave Computing
• Reconfigurable sub-micron spin-wave majority gate with electrical transducers
• Roadmap for Unconventional Computing with Nanotechnology
• Multi-frequency Data Parallel Spin Wave Logic Gates
• Numerical model for 32-bit magnonic ripple carry adder