Next-Generation Topology of D-Wave Quantum Processors

Abstract

This paper presents an overview of the topology of D-Wave's next-generation quantum processors. It provides examples of minor embeddings and discusses performance of embedding algorithms for the new topology compared to the existing Chimera topology. It also presents some initial performance results for simple, standard Ising model classes of problems.

References in corpus (2)

• Efficient subgraph-based sampling of Ising-type models with frustration
• Critical and Griffiths-McCoy singularities in quantum Ising spin-glasses on d-dimensional hypercubic lattices: A series expansion study

Cited by in corpus (4)

• Prospects and challenges of quantum finance
• Architectural considerations in the design of a third-generation superconducting quantum annealing processor
• Minimizing polynomial functions on quantum computers
• Mapping NP-Hard Problems to Restricted Adiabatic Quantum Architectures