Lattice QCD on new chips: a community summary

Abstract

I review the most recent evolutions of the QCD codes on new architectures, with a focus on the performances obtained by the different coding strategies as presented during the Lattice2017 conference.

17 pages. Plenary talk presented at Lattice 2017, the 35th International Symposium on Lattice Field Theory, Granada, Spain, 18-24 June 2017

References in corpus (1)

• Accelerating HPC codes on Intel(R) Omni-Path Architecture networks: From particle physics to Machine Learning

Cited by in corpus (6)

• The $I=1$ pion-pion scattering amplitude and timelike pion form factor from $N_{\mathrm{f}}=2+1$ lattice QCD
• SU(2) lattice gauge theory on a quantum annealer
• Practical Implementation of Lattice QCD Simulation on SIMD Machines with Intel AVX-512
• Towards Lattice Quantum Chromodynamics on FPGA devices
• Wilson and Domainwall Kernels on Oakforest-PACS
• Three Dirac operators on two architectures with one piece of code and no hassle