Spin-Orbit Logic with Magnetoelectric Nodes: A Scalable Charge Mediated Nonvolatile Spintronic Logic

Abstract

As nanoelectronics approaches the nanometer scale, a massive effort is underway to identify the next scalable logic technology beyond Complementary Metal Oxide Semiconductor (CMOS) computing. Such computing technology needs to improve switching energy & delay at reduced dimensions, allow improved interconnects and provide a complete logic/memory family. However, a viable beyond-CMOS logic technology has remained elusive. Here, we propose a scalable spintronic logic device which operates via spin-orbit transduction combined with magneto-electric switching. The proposed Magneto-Electric Spin Orbit (MESO) logic enables a new paradigm to continue scaling of logic performance to near thermodynamic limits for GHz logic (100 kT switching energy at 100 ps delay). The proposed MESO devices scale strongly and favorably with critical dimensions of the device, showing a cubic dependence of switching energy on size, (E_m proportional to W^3), and square dependence on voltage (E_m proportional to V^2). The excellent scaling is obtained thanks to the properties of the spin orbit effects (e.g. Inverse Spin Hall Effect (ISHE) and Inverse Rashba-Edelstein Effect (IREE)) and the dependence of capacitance on size. The operating voltages for these devices are predicted to be < 100 mV allowing a significant jump ahead of historic trends of scaling voltage with size and corresponding reduction of energy. Interconnect resistance is a critical obstacle for scaling beyond 10 nm dimensions. We project a less detrimental impact of interconnect resistance and show that MESO logic is amenable for highly resistive interconnects (100 uOhm.cm-1 mOhm.cm) which opens a possibility to use nano-metallic (width < bulk electron mean free path) or doped semiconducting wires (width<5 nm). A scalable, CMOS compatible, non-volatile logic family proposed here may enable the next multi-generational scaling of computing devices.

(60 pages, including supplementary) Updated Figure 3B. Contains expanded energy calculations, effect of SOC resistivity, supported with device simulations in supplementary Sections F,G

References in corpus (4)

• Robust isothermal electric switching of interface magnetization: A route to voltage-controlled spintronics
• Limits on Fundamental Limits to Computation
• Spin-pumping into surface states of topological insulator α-Sn, spin to charge conversion at room temperature
• Spin-orbit engineering in transition metal dichalcogenide alloy monolayers

Cited by in corpus (17)

• Emergent Phenomena Induced by Spin-Orbit Coupling at Surfaces and Interfaces
• Stochastic p-bits for Invertible Logic
• Room temperature spin Hall effect in graphene/MoS${}_2$ van der Waals heterostructures
• Low Barrier Nanomagnets as p-bits for Spin Logic
• Unveiling the mechanisms of the spin Hall effect in Ta
• Magnetoelectric domain wall dynamics and its implications for magnetoelectric memory
• Switchable and tunable Rashba-type spin splitting in covalent perovskite oxides
• Spin-Orbit Torque Devices for Hardware Security: From Deterministic to Probabilistic Regime
• Evaluating Spintronic Devices Using The Modular Approach
• Shannon-inspired Statistical Computing to Enable Spintronics
• Reversal Time of Jump-Noise Dynamics for Large Nucleation
• Response to Comment on 'Spin-Orbit Logic with Magnetoelectric Nodes: A Scalable Charge Mediated Nonvolatile Spintronic Logic' (arXiv:1607.06690)
• MESL: Proposal for a Non-volatile Cascadable Magneto-Electric Spin Logic
• Patterns and Thresholds of Magnetoelectric Switching in Spin Logic Devices
• Benchmarking Inverse Rashba-Edelstein Magnetoelectric Devices for Neuromorphic Computing
• MERAM: Non-Volatile Cache Memory Based on Magneto-Electric FETs
• Energy-Efficient Memories using Magneto-Electric Switching of Ferromagnets