Designing a Million-Qubit Quantum Computer Using Resource Performance Simulator

Abstract

The optimal design of a fault-tolerant quantum computer involves finding an appropriate balance between the burden of large-scale integration of noisy components and the load of improving the reliability of hardware technology. This balance can be evaluated by quantitatively modeling the execution of quantum logic operations on a realistic quantum hardware containing limited computational resources. In this work, we report a complete performance simulation software tool capable of (1) searching the hardware design space by varying resource architecture and technology parameters, (2) synthesizing and scheduling fault-tolerant quantum algorithm within the hardware constraints, (3) quantifying the performance metrics such as the execution time and the failure probability of the algorithm, and (4) analyzing the breakdown of these metrics to highlight the performance bottlenecks and visualizing resource utilization to evaluate the adequacy of the chosen design. Using this tool we investigate a vast design space for implementing key building blocks of Shor's algorithm to factor a 1,024-bit number with a baseline budget of 1.5 million qubits. We show that a trapped-ion quantum computer designed with twice as many qubits and one-tenth of the baseline infidelity of the communication channel can factor a 2,048-bit integer in less than five months.

24 pages, 13 figures and 6 tables

References in corpus (13)

• Quantum Computing
• Surface codes: Towards practical large-scale quantum computation
• Large Scale Modular Quantum Computer Architecture with Atomic Memory and Photonic Interconnects
• Manipulation and Detection of a Trapped Yb+ Ion Hyperfine Qubit
• A new quantum ripple-carry addition circuit
• Fast Quantum Modular Exponentiation
• Exact synthesis of multiqubit Clifford+T circuits
• Asymptotically optimal approximation of single qubit unitaries by Clifford and T circuits using a constant number of ancillary qubits
• Quantum accuracy threshold for concatenated distance-3 codes
• Arithmetic on a Distributed-Memory Quantum Multicomputer
• Scalability of Shor's algorithm with a limited set of rotation gates
• Ball-grid array architecture for microfabricated ion traps
• Automated Generation of Layout and Control for Quantum Circuits

Cited by in corpus (7)

• Provably-Secure and High-Rate Quantum Key Distribution with Time-Bin Qudits
• Local and Distributed Quantum Computation
• Performing Quantum Computing Experiments in the Cloud
• Distributed quantum error correction for chip-level catastrophic errors
• Scalable Timing Coordination of Bell State Analyzers in Quantum Networks
• A Computational Workflow for Designing Silicon Donor Qubits
• Demonstration of teleportation-based error correction in the IBM quantum computer