researchers with a paper here

1 paper

cs.DC2008

Data access optimizations for highly threaded multi-core CPUs with multiple memory controllers

Georg Hager, Thomas Zeiser, Gerhard Wellein

Processor and system architectures that feature multiple memory controllers are prone to show bottlenecks and erratic performance numbers on codes with regular access patterns. Alt…