40.2k citations
- Massachusetts Institute of TechnologyUS45 papers
- University of California, BerkeleyUS43 papers
- Stanford UniversityUS38 papers
- University of Illinois Urbana-ChampaignUS29 papers
- Purdue University West LafayetteUS28 papers
- Delft University of TechnologyNL25 papers
- QuTechNL24 papers
- Georgia Institute of TechnologyUS23 papers
- Carnegie Mellon UniversityUS22 papers
- ETH ZurichCH22 papers
- Lawrence Berkeley National LaboratoryUS22 papers
- Cornell UniversityUS21 papers
Showing 2016 · cs.CRShow all
2 papers · 2 filters
cs.CR2016★ 3 cited
Side Channel Attacks on STTRAM and Low-Overhead Countermeasures
Nitin Rathi, Helia Naeimi, Swaroop Ghosh
Spin Transfer Torque RAM (STTRAM) is a promising candidate for Last Level Cache (LLC) due to high endurance, high density and low leakage. One of the major disadvantages of STTRAM…
cs.CR2016★ 3 cited
Cache Bypassing and Checkpointing to Circumvent Data Security Attacks on STTRAM
Nitin Rathi, Asmit De, Helia Naeimi +1
Spin-Transfer Torque RAM (STTRAM) is promising for cache applications. However, it brings new data security issues that were absent in volatile memory counterparts such as Static R…