A Framework for Formal Verification of DRAM Controllers

Lukas Steiner, Chirag Sudarshan, Matthias Jung +2

The large number of recent JEDEC DRAM standard releases and their increasing feature set makes it difficult for designers to rapidly upgrade the memory controller IPs to each new s…