Satisfiability Modulo Theory based Methodology for Floorplanning in VLSI Circuits

Suchandra Banerjee, Anand Ratna, Suchismita Roy

This paper proposes a Satisfiability Modulo Theory based formulation for floorplanning in VLSI circuits. The proposed approach allows a number of fixed blocks to be placed within a…