12 citations · 14 across the 4 of their papers we have counts for
Showing 2017Show all
2 papers · 1 filter
cs.LO2017★ 1 cited
Logic Bug Detection and Localization Using Symbolic Quick Error Detection
Eshan Singh, David Lin, Clark Barrett +1
We present Symbolic Quick Error Detection (Symbolic QED), a structured approach for logic bug detection and localization which can be used both during pre-silicon design verificati…
cs.LO2017★ 1 cited
E-QED: Electrical Bug Localization During Post-Silicon Validation Enabled by Quick Error Detection and Formal Methods
Eshan Singh, Clark Barrett, Subhasish Mitra
During post-silicon validation, manufactured integrated circuits are extensively tested in actual system environments to detect design bugs. Bug localization involves identificatio…