collaborators

1 paper

eess.SY2025

A Proposal for Yield Improvement with Power Tradeoffs in CMOS LNAs (English Version)

J. L. González, J. C. Cruz, R. L. Moreno +1

This paper studies an architecture with digitally controllable gain and power consumption to mitigate the impact of process variations on CMOS low-noise amplifiers (LNAs). A \SI{13…