Microarchitecture Design and Benchmarking of Custom SHA-3 Instruction for RISC-V

Alperen Bolat, Sakir Sezer, Kieran McLaughlin +1

Integrating cryptographic accelerators into modern CPU architectures presents unique microarchitectural challenges, particularly when extending instruction sets with complex and mu…