3 papers
cs.SE2025
Tight Cache Contention Analysis for WCET Estimation on Multicore Systems
Shuai Zhao, Jieyu Jiang, Shenlin Cai +10
WCET (Worst-Case Execution Time) estimation on multicore architecture is particularly challenging mainly due to the complex accesses over cache shared by multiple cores. Existing a…
cs.AR2025
MERE: Hardware-Software Co-Design for Masking Cache Miss Latency in Embedded Processors
Dean You, Jieyu Jiang, Xiaoxuan Wang +9
Runahead execution is a technique to mask memory latency caused by irregular memory accesses. By pre-executing the application code during occurrences of long-latency operations an…
cs.AR2024
Hardware/Algorithm Co-design for Real-Time I/O Control with Improved Timing Accuracy and Robustness
Zhe Jiang, Shuai Zhao, Ran Wei +3
In safety-critical systems, timing accuracy is the key to achieving precise I/O control. To meet such strict timing requirements, dedicated hardware assistance has recently been in…