1 paper
Suhas Suresh Bharadwaj, Reuben Thomas Thovelil, Rohith Chembattammal +5
Silicon CMOS scaling is approaching a set of hard physical limits. Direct source-to-drain quantum tunneling, subthreshold swing degradation, and the Dark Silicon thermal ceiling mo…