activity
20172025
most citedA Survey of Security Concerns and Countermeasures in Modern Micro-architectures with Transient Execution

4 citations · 6 across the 6 of their papers we have counts for

collaborators
Showing cs.ARShow all

1 paper · 1 filter

cs.AR2019

PERI: A Posit Enabled RISC-V Core

Sugandha Tiwari, Neel Gala, Chester Rebeiro +1

Owing to the failure of Dennard's scaling the last decade has seen a steep growth of prominent new paradigms leveraging opportunities in computer architecture. Two technologies of…