Systematic Assessment of Cache Timing Vulnerabilities on RISC-V Processors

Cédrick Austa, Jan Tobias Mühlberg, Jean-Michel Dricot

While interest in the open RISC-V instruction set architecture is growing, tools to assess the security of concrete processor implementations are lacking. There are dedicated tools…