Flexing RISC-V Instruction Subset Processors to Extreme Edge

Alireza Raisiardali, Konstantinos Iordanou, Jedrzej Kufel +3

This paper presents an automated approach for designing processors that support a subset of the RISC-V instruction set architecture (ISA) for a new class of applications at Extreme…