RIPL: An Efficient Image Processing DSL for FPGAs

Robert Stewart, Deepayan Bhowmik, Greg Michaelson +1

Field programmable gate arrays (FPGAs) can accelerate image processing by exploiting fine-grained parallelism opportunities in image operations. FPGA language designs are often sub…