Critical Path Aware Timing-Driven Global Placement for Large-Scale Heterogeneous FPGAs

He Jiang, Yi Guo, Shikai Guo +4

Timing optimization during global placement is critical for achieving optimal circuit performance and remains a key challenge in modern Field Programmable Gate Array (FPGA) design.…