Pushing the Memory Bandwidth Wall with CXL-enabled Idle I/O Bandwidth Harvesting

Divya Kiran Kadiyala, Alexandros Daglis

The continual increase of cores on server-grade CPUs raises demands on memory systems, which are constrained by limited off-chip pin and data transfer rate scalability. As a result…