Think with Self-Decoupling and Self-Verification: Automated RTL Design with Backtrack-ToT

Zhiteng Chao, Yonghao Wang, Xinyu Zhang +9

Large language models (LLMs) hold promise for automating integrated circuit (IC) engineering using register transfer level (RTL) hardware description languages (HDLs) like Verilog.…