Instruction-Based Coordination of Heterogeneous Processing Units for Acceleration of DNN Inference

Anastasios Petropoulos, Theodore Antonakopoulos

This paper presents an instruction-based coordination architecture for Field-Programmable Gate Array (FPGA)-based systems with multiple high-performance Processing Units (PUs) for…