Engineering Cryogenic FETs: Addressing SCEs and Impact of Interface Traps Down to 2 K Temperature

Nilesh Pandey, Dipanjan Basu, Sanjay K. Banerjee

This paper presents the design and benchmarking of cryogenic bulk-FETs using an experimentally calibrated TCAD framework that integrates 2-D electrostatics and interface-trap effec…