On the Design and Analysis of Quaternary Serial and Parallel Adders

Anindya Das, Ifat Jahangir, Masud Hasan

Optimization techniques for decreasing the time and area of adder circuits have been extensively studied for years mostly in binary logic system. In this paper, we provide the nece…