1.1k citations · 1.2k across the 9 of their papers we have counts for
1 paper · 1 filter
Georg Hager, Thomas Zeiser, Gerhard Wellein
Processor and system architectures that feature multiple memory controllers are prone to show bottlenecks and erratic performance numbers on codes with regular access patterns. Alt…