SimFuzz: Similarity-guided Block-level Mutation for RISC-V Processor Fuzzing

Hao Lyu, Jingzheng Wu, Xiang Ling +3

The Instruction Set Architecture (ISA) defines processor operations and serves as the interface between hardware and software. As an open ISA, RISC-V lowers the barriers to process…