LocalV: Exploiting Information Locality for IP-level Verilog Generation

Hanqi Lyu, Di Huang, Yaoyu Zhu +10

The generation of Register-Transfer Level (RTL) code is a crucial yet labor-intensive step in digital hardware design, traditionally requiring engineers to manually translate compl…