9 citations · 16 across the 4 of their papers we have counts for
1 paper · 1 filter
Gaurav Kumar Agarwal
In VLSI chip design flow, Static Timing Analysis (STA) is used for fast and accurate analysis of data-path delay. This process is fast because delay is picked from Look Up Tables (…