Trade-off between Settling Time and Jitter in Phase Locked Loop

Pallavi Paliwal, Mohanrao Sattineni, Shalabh Gupta

Most PLL architectures have inherent trade-off between settling time and jitter. This trade-off is ignored by commonly used Figure of Merit (FoM) for PLL, which considers only jitt…