Signal Temporal Logic Verification and Synthesis Using Deep Reachability Analysis and Layered Control Architecture

Joonwon Choi, Kartik Anand Pant, Youngim Nam +3

We propose a signal temporal logic (STL)-based framework that rigorously verifies the feasibility of a mission described in STL and synthesizes control to safely execute it. The pr…