◍wovepaper
SearchResearchersInstitutions
Sign in
researcher

S. Senyukov

27 papers hereh-index 5715.7k citations564 works total

Matching runs newest-first, so older work may not be attached to this profile yet.

author position
  • first author2
  • middle author7

Across the 9 of 27 papers where every author was matched, so the position is known.

fields
  • nucl-ex14
  • physics.ins-det12
  • hep-ph1
same name
  • S. Senyukov — 159 papers
  • S. Senyukov — 7 papers, h 3
  • S. Senyukov — 6 papers
  • S. Senyukov — 5 papers
  • S. Senyukov — 3 papers
  • S. Senyukov — 3 papers

Either other researchers who publish under this name, or the same person where the external sources have not merged their records.

identity via Semantic Scholar / OpenAlex

activity
20132026
most citedStudy of the Λ-Λ interaction with femtoscopy correlations in pp and p-Pb collisions at the LHC

119 citations · 1.1k across the 25 of their papers we have counts for

collaborators
Showing 2024Show all

3 papers · 1 filter

hep-ph2024

Prospective report of the French QCD community to the ESPPU 2025 with respect to the program of the LHC Run 5 and beyond and future colliders at CERN

Carolina Arata, François Arleo, Benjamin Audurier +59

This document summarizes the prospective physics plans of the French QCD and Heavy-Ion community, including the experimental programs at the LHC Run 5 and beyond and future collide…

physics.ins-det2024★ 5 cited

Time performance of Analog Pixel Test Structures with in-chip operational amplifier implemented in 65 nm CMOS imaging process

Gianluca Aglieri Rinella, Luca Aglietta, Matias Antonelli +43

In the context of the CERN EP R&D on monolithic sensors and the ALICE ITS3 upgrade, the Tower Partners Semiconductor Co (TPSCo) 65 nm process has been qualified for use in high ene…

physics.ins-det2024

Characterisation of analogue Monolithic Active Pixel Sensor test structures implemented in a 65 nm CMOS imaging process

Gianluca Aglieri Rinella, Giacomo Alocco, Matias Antonelli +91

Analogue test structures were fabricated using the Tower Partners Semiconductor Co. CMOS 65 nm ISC process. The purpose was to characterise and qualify this process and to optimise…

◍wovepaper

Papers, researchers and institutions, woven together.

Explore
  • Search
  • Researchers
  • Institutions
Account
  • Library
  • Chat
Data
  • arXiv.org
  • Semantic Scholar
  • OpenAlex
  • Latest RSS
AboutContactPrivacyDevelopersllms.txtopenapi.json
Not affiliated with arXiv. Researcher data from Semantic Scholar (ODC-BY) and OpenAlex.