Interconnect-Aware Logic Resynthesis for Multi-Die FPGAs

Xiaoke Wang, Raveena Raikar, Markus Rein +3

Multi-die FPGAs enable device scaling beyond reticle limits but introduce severe interconnect overhead across die boundaries. Inter-die connections, commonly referred to as super-l…