1 paper
Yutong Wu, Chenrui Cao, Pengwei Jin +6
SystemVerilog Assertions (SVAs) are crucial for hardware verification. Recent studies leverage general-purpose LLMs to translate natural language properties to SVAs (NL2SVA), but t…