1 paper
Alexander Nadel, Yogev Shalmon, Ofer Strichman
Constrained-random verification tests hardware designs by sampling solutions of Boolean formulas. Existing samplers largely follow one of two approaches: CPU-based SAT samplers (e.…