LATCH: LLM-Assisted Timing Closure Harness for Post-Route FPGA Optimisation

Shu Gu, Matthew Youngman, Yuqin Zhao +5

Post-route FPGA timing closure remains expert-dependent and computationally expensive. We present LATCH (LLM-Assisted Timing Closure Harness), a two-layer framework that separates…