TALU: A Reconfigurable Tiled-ALU Grid for RISC-V

Ali Emre Oztas, Can Erim Karsal, Mahir Demir +1

Lane-based RISC-V vector processors exploit data parallelism well but pay a recurring cost for two common patterns: reductions, which require a separate tree pass, and deep depende…