Cross-Layer Co-Design of Low-Latency Stateful Logic Adders with Printed Memristors

Fabian Seiler, Kerem Kagan Güclü, Hongrong Hu +3

Data movement between memory and processing units remains a major bottleneck in data-centric systems. Memristive Stateful Logic (SL) addresses this problem by performing Boolean op…