1 paper
Jingqun Zhang, Maohua Nie, Jiayi Wang +4
Wider vector/SIMD lanes multiply compute throughput, but cache improvements remain challenging. We identify L1 data cache capacity as the most impactful parameter for performance a…