Enabling RISC-V Vector Code Generation in MLIR through Custom xDSL Lowerings

Jie Lei, Héctor Martínez, Adrián Castelló

The growing adoption of RISC-V in high-performance and scientific computing has increased the need for performance-portable code targeting the RISC-V Vector (RVV) extension. Howeve…