Underlap Optimization in HFinFET in Presence of Interface Traps

Kausik Majumdar, Rajaram S. Konjady, Raj Tejas S. +1

In this work, using 3D device simulation, we perform an extensive gate to source/drain underlap optimization for the recently proposed hybrid transistor, HFinFET, to show that the…