Duplication-Aware Retiming and Cell Interface Redesign for Superconductor Circuit Minimization

Panagiotis Papanikolaou, Alex Vanasse, Haoran Jin +2

Superconductor electronics have increasingly shifted away from RSFQ and its variants toward logic families that eliminate explicit gate-level clocking. While this transition enable…