DVS for On-Chip Bus Designs Based on Timing Error Correction

Himanshu Kaul, Dennis Sylvester, David Blaauw +2

On-chip buses are typically designed to meet performance constraints at worst-case conditions, including process corner, temperature, IR-drop, and neighboring net switching pattern…